Vlsi Design of 12-bit Adc with 1gsps in 180nm Cmos Integrating with Sar and Two-step Flash Adc
نویسندگان
چکیده
In this paper, a Novel Hybrid ADC consisting of two-step quantizer which has Flash ADC and SAR ADC along with Resistor String DAC is designed and implemented. This Hybrid ADC improves the speed by employing Flash ADC and resolution and power reduction can be achieved by utilizing SAR ADC. The Hybrid architecture carrying 12 bits as resolution, input frequency as 100MHz and sampling frequency is 1GHz. CMOS level schematic diagram of sub-blocks has been designed and implemented using Cadence Virtuoso 180nm technology at an operating voltage of 1.8 V. Layout design is captured using Virtuoso and then it is optimized for area. Based on the obtained result, INL and DNL has been identified as +0.034V to – 0.001V and + 0.06V to -0.05V respectively. The performance results show that the architecture achieves low power, high speed and less area.
منابع مشابه
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملDesign and Implementation of Sub Modules of Successive Approximation Register A/D Converter
Abstract — This paper describes the implementation of a 8-bit 50 MS/s SAR ADC using 180nm TSMC CMOS VLSI Process in Mentor Graphics. Here main building blocks of SAR ADC lik e comparator, sample and hold, SAR Register and DAC are implemented. The supply voltage for this SAR ADC is ±1.8 V. The simulation result shows speed of 50 MHz achieved with input frequency of 1 MHz and power dissipation of...
متن کاملA SoC based low power 8-bit flash ADC in 45 nm CMOS technology
In modern VLSI design the transistor sizing and scaling has an considerable impact. There are very essential two constrains, which needs serious attention to the VLSI chip designer are high speed and low power consumption. Therefore in this paper an 8-bit 3 Gs/sec flash analog-to-digital converter (ADC) in 45nm CMOS technology is presented for low power and high speed system-on-chip (SoC) appli...
متن کاملA Single Amplifier-Based 12-bit 100 MS/s 1 V 19 mW 0.13 µm CMOS ADC with Various Power and Area Minimized Circuit Techniques
This work describes a 12-bit 100 MS/s 0.13 μm CMOS three-stage pipeline ADC with various circuit design techniques to reduce power and die area. Digitally controlled timing delay and gatebootstrapping circuits improve the linearity and sampling time mismatch of the SHA-free input network composed of an MDAC and a FLASH ADC. A single two-stage switched op-amp is shared between adjacent MDACs wit...
متن کاملLinearity analysis of single-ended SAR ADC with split capacitive DAC
This paper proposes the design of a 6-bit single-ended SAR ADC with a variable sampling rate at a maximum achievable speed of 50 MS/s. The SAR ADC utilizes the split capacitor array DAC with a non-conventional split-capacitor value. The influence of switches in the capacitive DAC on the ADC’s non-linearity is analysed. According to the fulfilled analysis the recommendations for switches and cap...
متن کامل